Home | Login | Register Now   [Mar 11,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Conquer loss, create high-yielding designs
Author: Dan White

This article discusses the three most important yield-loss mechanisms in 65nm designs, and proposed methods for mitigating yield loss without severe impact on design schedules. Using tools that are both powerful and well-integrated, design and layout engineers can create high-yielding designs while meeting design specifications and demanding schedules.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

Latest News
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut