Home | Login | Register Now   [Mar 18,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Implement low-power 65nm FPGA designs
Author: Derek Curd

This article explores the benefits of reduced power consumption. It also illustrates the many process and architectural innovations implemented in Virtex-5 devices.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

Latest News
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut