Home | Login | Register Now   [Mar 14,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Updating DFT strategies for nanometre designs
Author: Chee-Chun Tay

As the industry races toward 90nm and 65nm nodes, a "complete" solution with advanced test patterns and fault models is needed to improve defect detection.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut