Home | Login | Register Now   [Mar 21,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

How to use register retiming to optimise your FPGA designs
Author: Darren Zacher

This article outlines recommended practices that show how to qualify an FPGA-based design for register retiming, along with specific examples for optimal performance results.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut