Home | Login | Register Now   [Mar 20,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Building reliable FPGA memory interface controllers
Author: Adrian Cosoroaba

This how-to article discusses various memory interface controller design challenges and the use of MIG to build a complete memory interface solution for your own application on a Virtex-4 FPGA.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut