Home | Login | Register Now   [Mar 21,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Go beyond verification tool limits for analogue/RF designs
Author: Paul Estrada

Know the limits of today's design approaches, and how the challenges of analogue/RF design and verification may be reduced by new EDA tools and techniques.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut