Verification IP reuse for complex networking ASICs
Author: Ben Chen, Srinath Atluri, Shankar Hemmady, Rebecca Lipon

Here is a verification environment that lays down the methodology blueprint for future ASIC verification projects and stretches the boundary of IP reuse.

Please login or register with us to view this article>>

Not a registered user?

Email address:
Password:
Confirm password:
Company name:
Job function:
Products/Services:
Country/Area:	India Other Country/Area

Click here and complete your free subscription to daily news alerts and digital publication.

Already registered? Login to view complete content.

Email address:
Password:
	Password is case-sensitive.
	Remember password Forgot your password?

	If you have already registered on the following websites, please log in using your email address and password
EE Times-India sites: EE Times-Asia EE Times-Taiwan EE Times-Korea EE Times-China Analog/Mix signal Power Systems Embedded Design India Power Design India Home Entertainment Handheld Device Industrial Controls Auto Electronics

If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

	Latest News
Implementing a virtual COM port in FX2LP (09/02/10) Implementing CSD with EzI2C in CY8C21234 (09/02/10) Convergence, green tech take centre stage in 2010 (09/02/10) RFMD, Nujira team up for 4G broadband PA (09/02/10) Black Sand buys CMOS power amp patents (09/02/10) Broadcom buys EPON supplier (09/02/10) Intel seeks to be numero uno in SSD market (09/02/10) Panel discusses outsourcing options (09/02/10)

Embedded Design

• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics

more...

Power Design

• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations

more...

eMedia Asia	Embedded Design India\|Power Design - India\|EE Times - Asia\|\|\|\|IIC-China
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN

Copyright © 2010 eMedia Asia Ltd. All rights reserved. Reproduction in whole or in part in any form or medium without the express written permission of eMedia Asia Ltd. is prohibited. Warning: The images on this site are protected by digital watermark technology. Your use of this website is subject to, and constitutes acknowledgement and acceptance of our Terms of Use.