Home | Login | Register Now   [Mar 20,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Automatically generated FPGA coprocessor accelerates algorithm
Author: Glenn Steiner, Kunal Shenoy, David Pellerin

Recent advances in C-to-FPGA design methodologies and tools facilitate the rapid creation of hardware-accelerated embedded systems.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut