Home | Login | Register Now   [Mar 17,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

IP cores aim SoC, ASIC, FPGA designs
Author: Dylan McGrath

CebaTech has unveiled a library of tunable silicon IP cores targeted at SoC, ASIC and FPGA designs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

Latest News
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut