Home | Login | Register Now   [Mar 19,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Processor cores support 96 user-defined instructions


The processor cores based on EnSilica's eSi-RISC scalable processor architecture support both 16 and 32bit configurations suitable for a number of ASIC and FPGA designs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

Latest News
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut