The HyperRAM and HyperFlash solution reduces pin count by at least 28 pins, decreasing design complexity and lowering PCB cost.
Cypress Semiconductor Corp. has started sampling a new line of high-speed, self-refresh Dynamic RAM (DRAM) based on its low-pin-count HyperBus interface. The 64Mb HyperRAM serves as an expanded scratchpad memory for rendering of high-resolution graphics or calculations of data-intensive firmware algorithms in a wide array of automotive, industrial and consumer applications, according to the company.
The devices operate with a read/write bandwidth of up to 333MBps and are available in 3V and 1.8V supply voltage ranges.
Figure 1: The device serves as an expanded scratchpad memory for rendering of high-resolution graphics or calculations of data-intensive firmware algorithms. (Source: Cypress)
When paired with a Cypress HyperFlash NOR Flash memory, HyperRAM enables a simple and cost-effective solution for embedded systems where both the flash and RAM reside on the same 12-pin HyperBus. Traditional systems with an SDRAM and Dual-Quad SPI solution require upwards of 41 pins on two buses for data transactions. The HyperRAM and HyperFlash solution reduces pin count by at least 28 pins, decreasing design complexity and lowering PCB cost. HyperRAM is an ideal solution for automotive clusters and infotainment, communication equipment, industrial applications and high-performance consumer products.
"With the rapidly growing usage of high-resolution graphics and data-intensive applications in a wide range of systems, we see a growing need in the market for a simple, high-performance DRAM that provides external scratchpad memory for controllers with limited onboard RAM," said Rainer Hoehler, vice president of the Flash Business Unit at Cypress.
To accelerate product design cycles, Cypress offers customers and partners a HyperBus Master Interface Controller IP Package. This controller IP helps designers add support for HyperBus to their Field-Programmable Gate Array (FPGA), Application-Specific Integrated Circuit (ASIC) or Application-Specific Standard Product (ASSP) host controller platform. The Controller IP supports both HyperRAM, as well as HyperFlash products, and is free of charge and royalty-free.
The Cypress 64Mb HyperRAM is sampling now with production beginning in the third quarter of 2016. The devices will be available in a 24-ball, 6mm x 8mm ball grid array (BGA) package.