Synopsys RF Design Solutions Enhance Productivity, Speed Design Closure on Samsung Foundry’s Low-power Process

Article By : Synopsys Inc.

The 8nm RF design reference flow enhances time-to-results, quality-of-results and cost-of-results for next-generation RF design.

Enabling mutual customers to accelerate their development of advanced-node RF designs for 5G/6G applications, Synopsys Inc. has developed an RF design reference flow and companion design solutions kit (DSK) that enhance productivity and speed design closure on Samsung Foundry’s 8nm RF low-power FinFET process. The 8nm RF design reference flow, which features tightly integrated solutions from Synopsys and Ansys, enhances time-to-results, quality-of-results and cost-of-results for next-generation RF design.

“Samsung’s latest RF solution, the 8nm RF process technology, could massively improve the performance and power efficiency of 5G communication chips,” said Sangyun Kim, corporate vice president of the Foundry Design Technology Team at Samsung Electronics. “We are pleased that the 8nm RF design reference flow and design solution kit that we developed in close collaboration with Ansys and Synopsys will support our mutual customers in meeting the demands of growing design complexity in today’s hyper-connected world.”

Advanced-node analog and RF designs are integral to the applications fueling our digital world of smart everything. However, it can be complex and time-consuming to design these chips to meet the bandwidth and latency requirements of applications like 5G/6G, automotive and high-performance computing. Available today, the 8nm RF design reference flow streamlines the process with features that deliver faster layout design turnaround time with industry-leading circuit simulation and layout productivity performance, as well as accurate electromagnetic (EM) modeling. The reference flow documents a proven methodology for RF design with Synopsys and Ansys tools that spans schematic design, simulation, layout, extraction, electromagnetic (EM) simulation and physical verification.

The associated DSK includes a set of application notes, tutorials and design examples that cover advanced design methodology topics, including in-design parasitic analysis, on-chip inductor design, partial layout extraction and simulation, and design reuse with templates.

Key elements of the flow include the Synopsys Custom Design Family of products, featuring the Synopsys Custom Compiler design and layout product, Synopsys PrimeSim circuit simulation product, Synopsys StarRC parasitic extraction signoff product and Synopsys IC Validator physical verification product; Ansys VeloceRF inductive component and transmission line synthesis product; and Ansys RaptorX and Ansys RaptorH, the advanced nanometer EM analysis products.

“Ansys is excited to collaborate with Synopsys and Samsung on an advanced reference flow for RF design,” said Yorgos Koutsoyannopoulos, vice president of Research and Development at Ansys. “Working seamlessly with the Synopsys Custom Compiler design and PrimeSim simulation solutions, Ansys inductor design and EM extraction tools have the highest capacity to handle the most challenging designs as well as the ability to model all advanced process effects and enable a complete end-to-end RF design flow. Together, we’re delivering an intuitive and easy-to-use flow for the design, optimization and verification of RF design blocks.”

“Synopsys and Samsung have a history of working closely together to enable our mutual customers to achieve smooth and productive design workflows for the latest Samsung technologies,” said Aveek Sarkar, vice president of Engineering at Synopsys. “Tapping into our close ties with Ansys, this new RF design reference flow and DSK streamlines the process for developing the advanced wireless systems that will continue to drive our smart everything world.”

Leave a comment