Having the encoder available should help minimize the possible risk for potential RISC-V developers.
One of the biggest arguments made against open source processors has been the inherent nature of an open-source environment; being open-source means the support ecosystem can be fragmented, and hence vendors can’t provide developers with assurances that relevant tools and support are available as they progress through the design cycle.
With this in mind, UltraSoC believes that it has made a major step to address this challenge, by announcing it will offer an open source implementation of its RISC-V trace encoder via the OpenHW Group. Speaking to EE Times, Rupert Baines, CEO of UltraSoC, said this is a significant step: the availability of a production-grade, standards-compliant processor trace solution is a key enabler for developers and supports the OpenHW Group’s aim of creating an open, commercial grade ecosystem for development based on open-source processors.
Baines said that his company has been leading the standardization of trace and debug, an important part of opening up the RISC-V community. “It’s a sign of the open-source world maturing. We fully believe in industry standards and the importance of open source; by donating this encoder we can help industry adoption of RISC-V, strengthen the ecosystem and support compatibility and consistency. Open source is a familiar model in the software world, but in hardware we’re just beginning to unlock the possibilities of this powerful approach.”
He added that the RISC-V ISA has provided initial momentum, and industry bodies such as the OpenHW Group are now taking it a step further. At the same time, the legal framework has developed to allow hardware IP companies to confidently license their technologies.
Rick O’Connor, CEO of the OpenHW Group, commented, “The fact that UltraSoC, as a focused commercial IP supplier, is donating its trace hardware, sends a signal that the open-source hardware movement is gathering pace and maturing. Processor trace is a key technology for developers using open source CPUs: having access to a standards-compliant RISC-V trace solution is a major contribution in our quest to create a comprehensive ecosystem that delivers robust, commercial grade open-source platforms.”
The open-source RISC-V trace solution will be fully compatible with the processor trace standard currently being developed within the RISC-V Foundation’s Processor Trace Working Group. UltraSoC developed the original RISC-V trace encoding algorithm in 2016, donating the specification as open source shortly afterwards; pre-standard implementations of the specification are already shipping. The company has been a leading contributor to the RISC-V Foundation since 2016, with its CTO, Gajinder Panesar, co-chairing the Processor Trace group.
Baines added that the value of UltraSoC lies in supporting multiple standards and multiple ISAs, despite tendentious moves within some parts of the ecosystem to create additional working groups for trace and debug.
The open-source implementation being donated by UltraSoC, which will be available at the end of Q1 2020, includes the core functionality expected to be included in the standard: users can upgrade to UltraSoC’s full commercial offering, giving them access to additional sophisticated features such as multiple retirement, out-of-order trace, cycle-accurate tracing, and the filters and counters required for more complex performance analysis. Additionally, the commercial offering is fully consistent with UltraSoC’s range of monitoring and analytics tools, enabling not just development but optimization and cybersecurity applications.
The company will provide further support for the open source version by offering evaluation-style licensing of its UltraDevelop tool suite, which provides an Eclipse-based environment in which behavioral data from any chip can be captured and visualized. The hardware deliverable is product-quality/commercial grade and also includes test benches and verification tests.
UltraSoC’s embedded analytics technology allows monitoring and analysis of the behavior of almost any on-chip structure, including CPUs, interconnects / NoCs and even custom logic. Its monitoring architecture gives the system architect free choice over which third-party IP to acquire, which parts of the design need to be custom coded, and how to interconnect the system. This “open” approach to its commercial offering is now reflected in the availability of a commercial grade open-source tool for processor trace and debug.
Established early in 2019, the OpenHW Group offers CORE-V processors on an open source basis that are commercial-quality RISC-V based cores, with associated processor subsystem IP, tools and software. The IP is available in both silicon and FPGA optimized implementations. These cores can be used to facilitate rapid design innovation and ensure effective manufacturability of high-volume production SoCs.